Cadence: fast path to PCB power integrity signoff

Cadence Design Systems announced availability of the Sigrity 2017 technology portfolio, which introduces several key features specifically designed to speed up PCB power and signal integrity signoff. Among the features included in the newest version of the Sigrity portfolio are the Allegro PowerTree topology viewer and editor, which enable designers to quickly assess power delivery decisions early in the design cycle. The latest release of Sigrity also includes a PCI Express 4.0 compliance kit for checking signal integrity compliance with the latest PCIe specification when it is certified later this year.

The ability to accelerate PCB power and signal integrity signoff is not only critical for designing standalone circuit boards, but is also an important element for designing complete end products. Sigrity 2017 is one of Cadence’s System Design Enablement technologies helping companies to create innovative, high-quality electronic products from chips, to boards, to entire systems.

Determining the path for power delivery early in the design cycle is critical to PCB design teams. The PowerTree user interface uniquely allows fora power topology to be viewed for quick and accurate determination of the best path for power delivery. The technology also allows for easy editingas designs change. The information stored in the PowerTree environment is then used later in the design cycle to provide automated setup of post-route power integrity analysis for faster closure.

Also included in the Sigrity 2017 release is library management for power integrity models through the analysis model manager. Models can be saved and automatically retrieved from the analysis model manager library when design components are reused. This method also speeds development by automating processes that in the past have been repeatedly carried out manually.

The Sigrity 2017 release also helps designers incorporate the latest PCIe technology for high-speed interconnect as they work to ensure signal integrity. It includes a compliance kit for PCIe 4.0 interfaces in the Sigrity SystemSI Serial Link Analysis tool to automatically qualify signal quality standards instead of manually checking and measuring against standards documents.

More Information...

Latest News from

Cadence expands online tool access for ARM DesignStart customers
Cadence and MathWorks: new capabilities between MATLAB and Virtuoso platform
Cadence showcases Tensilica DSPs and design tools
Cadence launches Xcelium Parallel Simulator
Cadence: Protium S1 FPGA-based prototyping platform for early software development
Cadence: fast path to PCB power integrity signoff

ZES Zimmer on testing advanced power electronics

In this video Bernd Neuner from ZES Zimmer talks to Alix Paultre for Electronic News TV at the 2017 Power Electronics Conference in Nuremberg. The discussion deals with the issues involving test and m...


Weidmüller discusses the need for a better signal and power interface

In this video Rene Arntzen from Weidmüller talks to Alix Paultre of Electronic News TV about the importance of a good signal and power interface for industrial equipment. There is currently no good ...


Mouser talks about the state of engineering development today

In this video Mark Burr-Lonnon and Graham Maggs of Mouser Electronics, a major international electronics distributor, talk to Alix Paultre about the state of engineering development today. With massiv...


Infineon launches a new family of configurable industrial drive boards

In this video Infineon explains their new family of configurable industrial drive boards at SPS-IPC Drives 2017. Intended to enable easy setup and deployment, the XMC-based automation boards can handl...


STMicro explains their STSPIN family of single-chip motor drivers

In this video STMicroelectronics explains their STSPIN single-chip motor drivers at SPS-IPC Drives 2017. The STSPIN family embeds can drive motors efficiently and with high accuracy, with an advanced ...


wholesale jerseys